Hardware: 1st prototype (one channel sampling board)
• Measurements using 1st prototype of FPGA board successful Hardware: 1st prototype (one channel sampling board)
The first prototype contains a single sampling channel operating at 500 MS/s.
The track-and-hold amplifier receives the analog pulse and acquires one sample in the peaking time region of each THz pulse (resp. CSR bunch emission).
• 2. Clock is distributed to the picoseconds delay chips by a low skew and jitter clock fanout.
3. The track-and-holds receive a time controlled sampling signals synchronized with the ANKA RF-clock (resp. bunches time distribution).
4. Each delay chip is individually programmable from 3 to 100 ps.
12 bits ADC resolution
A high data throughput readout based on a bus master DMA architecture connected to PCI Layout techniques ..
CPW transmission line

Via fences
Dynamic range ± 800mV
Incoming pulse frequency 500 MHz
Minimum sampling time 3 ps
Number of samples (per pulse) 4
Total RMS period jitter < 1.7 ps 
